A 20 Gb/s Limiting Amplifier in 65nm CMOS technology

Rui He, Jianfei Xu, Na Yan, Min Hao. A 20 Gb/s Limiting Amplifier in 65nm CMOS technology. In IEEE 10th International Conference on ASIC, ASICON 2013, Shenzhen, China, October 28-31, 2013. pages 1-4, IEEE, 2013. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.