Hierarchical Modeling of the VLSI Design Process

Amir K. Hekmatpour, Alex Orailoglu, Paul M. Chau. Hierarchical Modeling of the VLSI Design Process. IEEE Intelligent Systems, 6(2):56-70, 1991. [doi]

Abstract

Abstract is missing.