Cell area minimization by transistor folding - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

T. W. Her, D. F. Wong. Cell area minimization by transistor folding. In Proceedings of the European Design Automation Conference 1993, EURO-DAC '93 with EURO-VHDL'93, Hamburg, Germany, September 20-24, 1993. pages 172-177, IEEE Computer Society, 1993. [doi]

This author has not been identified. Look up 'T. W. Her' in GoogleThis author has not been identified. Look up 'D. F. Wong' in Google

runs on WebDSL