Optimizing the Timing Architecture of a Digital LSI Test System

Richard F. Herlein. Optimizing the Timing Architecture of a Digital LSI Test System. In Proceedings International Test Conference 1983, Philadelphia, PA, USA, October 1983. pages 200-211, IEEE Computer Society, 1983.

Authors

Richard F. Herlein

This author has not been identified. Look up 'Richard F. Herlein' in Google