Addressing Defect Coverage through Generating Test Vectors for Transistor Defects

Yoshinobu Higami, Kewal K. Saluja, Hiroshi Takahashi, Shin-ya Kobayashi, Yuzo Takamatsu. Addressing Defect Coverage through Generating Test Vectors for Transistor Defects. IEICE Transactions, 92-A(12):3128-3135, 2009. [doi]

Authors

Yoshinobu Higami

This author has not been identified. Look up 'Yoshinobu Higami' in Google

Kewal K. Saluja

This author has not been identified. Look up 'Kewal K. Saluja' in Google

Hiroshi Takahashi

This author has not been identified. Look up 'Hiroshi Takahashi' in Google

Shin-ya Kobayashi

This author has not been identified. Look up 'Shin-ya Kobayashi' in Google

Yuzo Takamatsu

This author has not been identified. Look up 'Yuzo Takamatsu' in Google