A Hardware-efficient Weight Sampling Circuit for Bayesian Neural Networks - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yuki Hirayama, Tetsuya Asai, Masato Motomura, Shinya Takamaeda. A Hardware-efficient Weight Sampling Circuit for Bayesian Neural Networks. IJNC, 10(2):84-93, 2020. [doi]

This author has not been identified. Look up 'Yuki Hirayama' in GoogleThis author has not been identified. Look up 'Tetsuya Asai' in GoogleThis author has not been identified. Look up 'Masato Motomura' in GoogleThis author has not been identified. Look up 'Shinya Takamaeda' in Google

runs on WebDSL