A Hardware-efficient Weight Sampling Circuit for Bayesian Neural Networks

Yuki Hirayama, Tetsuya Asai, Masato Motomura, Shinya Takamaeda. A Hardware-efficient Weight Sampling Circuit for Bayesian Neural Networks. IJNC, 10(2):84-93, 2020. [doi]

Abstract

Abstract is missing.