A framework for high-speed parallel-prefix adder performance evaluation and comparison

Richard F. Hobson. A framework for high-speed parallel-prefix adder performance evaluation and comparison. I. J. Circuit Theory and Applications, 43(10):1474-1490, 2015. [doi]

Abstract

Abstract is missing.