Sunjoo Hong, Taehwan Roh, Hoi-Jun Yoo. A 145µW 8×8 parallel multiplier based on optimized bypassing architecture. In International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil. pages 1175-1178, IEEE, 2011. [doi]
No references recorded for this publication.
No citations of this publication recorded.