High-speed and memory-efficient architecture for 2-D 1-Level discrete wavelet transform

Hui Hou, Wei Cao, Fan-jiong Zhang, Jinmei Lai, Jiarong Tong. High-speed and memory-efficient architecture for 2-D 1-Level discrete wavelet transform. In 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008, St. Julien's, Malta, August 31 2008-September 3, 2008. pages 486-489, IEEE, 2008. [doi]

Abstract

Abstract is missing.