Milos Hrkic, John Lillis. Buffer tree synthesis with consideration of temporal locality, sink polarity requirements, solution cost, congestion, and blockages. IEEE Trans. on CAD of Integrated Circuits and Systems, 22(4):481-491, 2003. [doi]
Abstract is missing.