Comparison of Digit-Serial and Bit-Level Designs for Acceleration of Convolutional Neural Network Computation

Shen-Fu Hsiao, Jian-Ming Chen, Yu-Hong Chen, Hung-Ching Li, Yi Hsu. Comparison of Digit-Serial and Bit-Level Designs for Acceleration of Convolutional Neural Network Computation. In IEEE International Symposium on Circuits and Systems, ISCAS 2021, Daegu, South Korea, May 22-28, 2021. pages 1-4, IEEE, 2021. [doi]

Abstract

Abstract is missing.