Custom 6-R, 2- or 4-W multi-port register files in an ASIC SOC with a DVFS window of 0.5 V, 130 MHz to 0.96 V, 3.2 GHz in a 28-nm HKMG CMOS technology - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Henry Hsieh, Sang H. Dhong, Cheng-Chung Lin, Ming-Zhang Kuo, Kuo-Feng Tseng, Ping-Lin Yang, Kevin Huang, Min-Jer Wang, Wei Hwang. Custom 6-R, 2- or 4-W multi-port register files in an ASIC SOC with a DVFS window of 0.5 V, 130 MHz to 0.96 V, 3.2 GHz in a 28-nm HKMG CMOS technology. In 2015 IEEE Custom Integrated Circuits Conference, CICC 2015, San Jose, CA, USA, September 28-30, 2015. pages 1-3, IEEE, 2015. [doi]

This author has not been identified. Look up 'Henry Hsieh' in GoogleThis author has not been identified. Look up 'Sang H. Dhong' in GoogleThis author has not been identified. Look up 'Cheng-Chung Lin' in GoogleThis author has not been identified. Look up 'Ming-Zhang Kuo' in GoogleThis author has not been identified. Look up 'Kuo-Feng Tseng' in GoogleThis author has not been identified. Look up 'Ping-Lin Yang' in GoogleThis author has not been identified. Look up 'Kevin Huang' in GoogleThis author has not been identified. Look up 'Min-Jer Wang' in GoogleThis author has not been identified. Look up 'Wei Hwang' in Google

runs on WebDSL