A 2.8GHz 128-entry × 152b 3-read/2-write multi-precision floating-point register file and shuffler in 32nm CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Steven Hsu, Amit Agarwal, Mark Anders, Himanshu Kaul, Sanu Mathew, Farhana Sheikh, Ram Krishnamurthy, Shekhar Borkar. A 2.8GHz 128-entry × 152b 3-read/2-write multi-precision floating-point register file and shuffler in 32nm CMOS. In Symposium on VLSI Circuits, VLSIC 2012, Honolulu, HI, USA, June 13-15, 2012. pages 118-119, IEEE, 2012. [doi]

This author has not been identified. Look up 'Steven Hsu' in GoogleThis author has not been identified. Look up 'Amit Agarwal' in GoogleThis author has not been identified. Look up 'Mark Anders' in GoogleThis author has not been identified. Look up 'Himanshu Kaul' in GoogleThis author has not been identified. Look up 'Sanu Mathew' in GoogleThis author has not been identified. Look up 'Farhana Sheikh' in GoogleThis author has not been identified. Look up 'Ram Krishnamurthy' in GoogleThis author has not been identified. Look up 'Shekhar Borkar' in Google

runs on WebDSL