An 8.3GHz dual supply/threshold optimized 32b integer ALU-register file loop in 90nm CMOS

Steven Hsu, Amit Agarwal, Kaushik Roy, Ram Krishnamurthy, Shekhar Y. Borkar. An 8.3GHz dual supply/threshold optimized 32b integer ALU-register file loop in 90nm CMOS. In Kaushik Roy, Vivek Tiwari, editors, Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005, San Diego, California, USA, August 8-10, 2005. pages 103-106, ACM, 2005. [doi]

Abstract

Abstract is missing.