Simultaneous buffer insertion and non-Hanan optimization for VLSI interconnect under a higher order AWE model

Jiang Hu, Sachin S. Sapatnekar. Simultaneous buffer insertion and non-Hanan optimization for VLSI interconnect under a higher order AWE model. In ISPD. pages 133-138, 1999. [doi]

Abstract

Abstract is missing.