On-Chip Random Jitter Testing Using Low Tap-Count Coarse Delay Lines

Jiun-Lang Huang. On-Chip Random Jitter Testing Using Low Tap-Count Coarse Delay Lines. J. Electronic Testing, 22(4-6):387-398, 2006. [doi]

Abstract

Abstract is missing.