Chenling Huang, Shantanu Chakrabartty. A temperature compensated array of CMOS floating-gate analog memory. In International Symposium on Circuits and Systems (ISCAS 2010), May 30 - June 2, 2010, Paris, France. pages 109-112, IEEE, 2010. [doi]
Abstract is missing.