Sheng-Jui Huang, Yung-Yu Lin. 2 CT ΔΣ ADC with -97.7dBc THD and 80dB DR using low-latency DEM. In IEEE International Solid-State Circuits Conference, ISSCC 2009, Digest of Technical Papers, San Francisco, CA, USA, 8-12 February, 2009. pages 172-173, IEEE, 2009. [doi]
Abstract is missing.