Design and Implementation of an EG-Pool Based FPGA Formatter with Temperature Compensation - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yang-Kai Huang, Kuan-Te Li, Chih-Lung Hsiao, Chia-An Lee, Jiun-Lang Huang, Terry Kuo. Design and Implementation of an EG-Pool Based FPGA Formatter with Temperature Compensation. In 26th IEEE Asian Test Symposium, ATS 2017, Taipei City, Taiwan, November 27-30, 2017. pages 88-93, IEEE Computer Society, 2017. [doi]

This author has not been identified. Look up 'Yang-Kai Huang' in GoogleThis author has not been identified. Look up 'Kuan-Te Li' in GoogleThis author has not been identified. Look up 'Chih-Lung Hsiao' in GoogleThis author has not been identified. Look up 'Chia-An Lee' in GoogleThis author has not been identified. Look up 'Jiun-Lang Huang' in GoogleThis author has not been identified. Look up 'Terry Kuo' in Google

runs on WebDSL