A 3D Stackable 1T1C DRAM: Architecture, Process Integration and Circuit Simulation

Meng Huang, Shufang Si, Zheng He, Ying Zhou, Sijia Li, Hong Wang, Jinying Liu, Dongsheng Xie, Mengmeng Yang, Kang You, Chris Choi, Yi Tang, Xiaojie Li, Shibing Qian, Xiaodong Yang, Long Hou, Weiping Bai, Zhongming Liu, Yanzhe Tang, Qiong Wu, Yanqin Wang, Tao Dou, Jake Kim, Guilei Wang, Jie Baisp, Adachi Takao, Chao Zhao, Abraham Yoo. A 3D Stackable 1T1C DRAM: Architecture, Process Integration and Circuit Simulation. In IEEE International Memory Workshop, IMW 2023, Monterey, CA, USA, May 21-24, 2023. pages 1-4, IEEE, 2023. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.