Circuit and layout combination technique to enhance multiple nodes upset tolerance in latches

Xu Hui, Zeng Yun. Circuit and layout combination technique to enhance multiple nodes upset tolerance in latches. IEICE Electronic Express, 12(9):20150286, 2015. [doi]

Authors

Xu Hui

This author has not been identified. Look up 'Xu Hui' in Google

Zeng Yun

This author has not been identified. Look up 'Zeng Yun' in Google