Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time

Scott D. Huss, Ronald S. Gyurcsik. Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time. In DAC. pages 494-499, 1991. [doi]

Abstract

Abstract is missing.