Rapid Post-Map Insertion of Embedded Logic Analyzers for Xilinx FPGAs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Brad L. Hutchings, Jared Keeley. Rapid Post-Map Insertion of Embedded Logic Analyzers for Xilinx FPGAs. In 22nd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014, Boston, MA, USA, May 11-13, 2014. pages 72-79, IEEE Computer Society, 2014. [doi]

This author has not been identified. Look up 'Brad L. Hutchings' in GoogleThis author has not been identified. Look up 'Jared Keeley' in Google

runs on WebDSL