Interconnect enhancements for a high-speed PLD architecture

Michael Hutton, Vinson Chan, Peter Kazarian, Victor Maruri, Tony Ngai, Jim Park, Rakesh Patel, Bruce Pedersen, Jay Schleicher, Sergey Shumarayev. Interconnect enhancements for a high-speed PLD architecture. In FPGA. pages 3-10, 2002. [doi]

Authors

Michael Hutton

This author has not been identified. Look up 'Michael Hutton' in Google

Vinson Chan

This author has not been identified. Look up 'Vinson Chan' in Google

Peter Kazarian

This author has not been identified. Look up 'Peter Kazarian' in Google

Victor Maruri

This author has not been identified. Look up 'Victor Maruri' in Google

Tony Ngai

This author has not been identified. Look up 'Tony Ngai' in Google

Jim Park

This author has not been identified. Look up 'Jim Park' in Google

Rakesh Patel

This author has not been identified. Look up 'Rakesh Patel' in Google

Bruce Pedersen

This author has not been identified. Look up 'Bruce Pedersen' in Google

Jay Schleicher

This author has not been identified. Look up 'Jay Schleicher' in Google

Sergey Shumarayev

This author has not been identified. Look up 'Sergey Shumarayev' in Google