PLS: a scheduler for pipeline synthesis

Cheng-Tsung Hwang, Yu-Chin Hsu, Youn-Long Lin. PLS: a scheduler for pipeline synthesis. IEEE Trans. on CAD of Integrated Circuits and Systems, 12(9):1279-1286, 1993. [doi]

Abstract

Abstract is missing.