VLSI Testing for High Reliability: Mixing IDDQ Testing With Logic Testing

Suntae Hwang, Rochit Rajsuman. VLSI Testing for High Reliability: Mixing IDDQ Testing With Logic Testing. VLSI Design, 5(3):299-311, 1997. [doi]

Abstract

Abstract is missing.