On Acceleration of Logic Circuits Optimization Using Implication Relations

Hideyuki Ichihara, Kozo Kinoshita. On Acceleration of Logic Circuits Optimization Using Implication Relations. In 6th Asian Test Symposium (ATS 97), 17-18 November 1997, Akita, Japan. pages 222-227, IEEE Computer Society, 1997. [doi]

Authors

Hideyuki Ichihara

This author has not been identified. Look up 'Hideyuki Ichihara' in Google

Kozo Kinoshita

This author has not been identified. Look up 'Kozo Kinoshita' in Google