Preventing timing errors on register writes: mechanisms of detections and recoveries

Hidetsugu Irie, Ken Sugimoto, Masahiro Goshima, Shuichi Sakai. Preventing timing errors on register writes: mechanisms of detections and recoveries. SIGARCH Computer Architecture News, 35(5):25-31, 2007. [doi]

Authors

Hidetsugu Irie

This author has not been identified. Look up 'Hidetsugu Irie' in Google

Ken Sugimoto

This author has not been identified. Look up 'Ken Sugimoto' in Google

Masahiro Goshima

This author has not been identified. Look up 'Masahiro Goshima' in Google

Shuichi Sakai

This author has not been identified. Look up 'Shuichi Sakai' in Google