Tohru Ishihara, Kunihiro Asada. A system level memory power optimization technique using multiple supply and threshold voltages. In Proceedings of ASP-DAC 2001, Asia and South Pacific Design Automation Conference 2001, January 30-February 2, 2001, Yokohama, Japan. pages 456-461, ACM, 2001. [doi]
Abstract is missing.