Time-Symbolic Simulation for Accurate Timing Verification of Asynchronous Behavior of Logic Circuits

Nagisa Ishiura, M. Takahashi, Shuzo Yajima. Time-Symbolic Simulation for Accurate Timing Verification of Asynchronous Behavior of Logic Circuits. In DAC. pages 497-502, 1989. [doi]

Authors

Nagisa Ishiura

This author has not been identified. Look up 'Nagisa Ishiura' in Google

M. Takahashi

This author has not been identified. Look up 'M. Takahashi' in Google

Shuzo Yajima

This author has not been identified. Look up 'Shuzo Yajima' in Google