Time-Symbolic Simulation for Accurate Timing Verification of Asynchronous Behavior of Logic Circuits

Nagisa Ishiura, M. Takahashi, Shuzo Yajima. Time-Symbolic Simulation for Accurate Timing Verification of Asynchronous Behavior of Logic Circuits. In DAC. pages 497-502, 1989. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.