Efficient test access mechanism optimization for system-on-chip

Vikram Iyengar, Krishnendu Chakrabarty, Erik Jan Marinissen. Efficient test access mechanism optimization for system-on-chip. IEEE Trans. on CAD of Integrated Circuits and Systems, 22(5):635-643, 2003. [doi]

Abstract

Abstract is missing.