Improved predictability, timing yield and power consumption using hierarchical highways-on-chip planning methodology

Ali Jahanian, Morteza Saheb Zamani, Hamid Safizadeh. Improved predictability, timing yield and power consumption using hierarchical highways-on-chip planning methodology. Integration, 44(2):123-135, 2011. [doi]

Abstract

Abstract is missing.