Francisco J. Jaime, Julio Villalba, Javier Hormigo, Emilio L. Zapata. Pipelined Architecture for Additive Range Reduction. VLSI Signal Processing, 53(1-2):103-112, 2008. [doi]
No references recorded for this publication.
No citations of this publication recorded.