Pipelined Architecture for Additive Range Reduction

Francisco J. Jaime, Julio Villalba, Javier Hormigo, Emilio L. Zapata. Pipelined Architecture for Additive Range Reduction. VLSI Signal Processing, 53(1-2):103-112, 2008. [doi]

Abstract

Abstract is missing.