10.2 A 5.5μs-Calibration-Time, Low-Jitter, and Compact-Area Fractional-N Digital PLL Using the Recursive-Least-Squares (RLS) Algorithm

Seheon Jang, Munjae Chae, Hangi Park, Chanwoong Hwang, Jaehyouk Choi. 10.2 A 5.5μs-Calibration-Time, Low-Jitter, and Compact-Area Fractional-N Digital PLL Using the Recursive-Least-Squares (RLS) Algorithm. In IEEE International Solid-State Circuits Conference, ISSCC 2024, San Francisco, CA, USA, February 18-22, 2024. pages 190-192, IEEE, 2024. [doi]

Authors

Seheon Jang

This author has not been identified. Look up 'Seheon Jang' in Google

Munjae Chae

This author has not been identified. Look up 'Munjae Chae' in Google

Hangi Park

This author has not been identified. Look up 'Hangi Park' in Google

Chanwoong Hwang

This author has not been identified. Look up 'Chanwoong Hwang' in Google

Jaehyouk Choi

This author has not been identified. Look up 'Jaehyouk Choi' in Google