A New Dynamic Floating Input D Flip-Flop (DFIDFF) for High Speed and Ultra Low Voltage Divided-by 4/5 Prescaler - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Ting-Sheng Jau, Wei-Bin Yang, Yu-lung Lo. A New Dynamic Floating Input D Flip-Flop (DFIDFF) for High Speed and Ultra Low Voltage Divided-by 4/5 Prescaler. In 13th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2006, Nice, France, December 10-13, 2006. pages 902-905, IEEE, 2006. [doi]

This author has not been identified. Look up 'Ting-Sheng Jau' in GoogleThis author has not been identified. Look up 'Wei-Bin Yang' in GoogleThis author has not been identified. Look up 'Yu-lung Lo' in Google

runs on WebDSL