A discrete syntax for level-sensitive latched circuits having n clocks and m phases

Glenn Jennings, Esther Jennings. A discrete syntax for level-sensitive latched circuits having n clocks and m phases. IEEE Trans. on CAD of Integrated Circuits and Systems, 15(1):111-126, 1996. [doi]

Authors

Glenn Jennings

This author has not been identified. Look up 'Glenn Jennings' in Google

Esther Jennings

This author has not been identified. Look up 'Esther Jennings' in Google