Glenn Jennings, Esther Jennings. A discrete syntax for level-sensitive latched circuits having n clocks and m phases. IEEE Trans. on CAD of Integrated Circuits and Systems, 15(1):111-126, 1996. [doi]
No references recorded for this publication.
No citations of this publication recorded.