Design optimization for capacitive-resistively driven on-chip global interconnect

Jian-Fei Jiang, Weifeng He, Jizeng Wei, Qin Wang, Zhigang Mao. Design optimization for capacitive-resistively driven on-chip global interconnect. IEICE Electronic Express, 12(8):20150111, 2015. [doi]

Abstract

Abstract is missing.