Timing Macro Modeling for Efficient Hierarchical Timing Analysis - researchr publication

researchr

You are not signed in
Sign in
Sign up

Iris Hui-Ru Jiang, Pei-Yu Lee. Timing Macro Modeling for Efficient Hierarchical Timing Analysis. In 2018 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2018, Hong Kong, China, July 8-11, 2018. pages 714, IEEE Computer Society, 2018. [doi]

Abstract is missing.

runs on WebDSL