Large-scale wire-speed packet classification on FPGAs

Weirong Jiang, Viktor K. Prasanna. Large-scale wire-speed packet classification on FPGAs. In Paul Chow, Peter Y. K. Cheung, editors, Proceedings of the ACM/SIGDA 17th International Symposium on Field Programmable Gate Arrays, FPGA 2009, Monterey, California, USA, February 22-24, 2009. pages 219-228, ACM, 2009. [doi]

Authors

Weirong Jiang

This author has not been identified. Look up 'Weirong Jiang' in Google

Viktor K. Prasanna

This author has not been identified. Look up 'Viktor K. Prasanna' in Google