The following publications are possibly variants of this publication:
- A Bandwidth-Adaptive Pipelined SAR ADC With Three-Stage Cascoded Floating Inverter AmplifierXiyuan Tang, Xiangxing Yang, Jiaxin Liu, Zongnan Wang, Wei Shi, David Z. Pan, Nan Sun. jssc, 58(9):2564-2574, September 2023. [doi]
- A 34fJ 10b 500 MS/s partial-interleaving pipelined SAR ADCYan Zhu 0001, Chi-Hang Chan, Sai-Weng Sin, Seng-Pan U, Rui Paulo Martins. vlsic 2012: 90-91 [doi]
- A 10-bit 120-MS/s SAR ADC With Reference Ripple Cancellation TechniqueYi Shen, Xiyuan Tang, Linxiao Shen, Wenda Zhao, Xin Xin, Shubin Liu, Zhangming Zhu, Visvesh Sathe, Nan Sun. jssc, 55(3):680-692, 2020. [doi]
- A 500 MS/s 10-Bit Single-Channel SAR ADC with A Double-Rate ComparatorQingjun Fan, Runxi Zhang, Phaneendra Bikkina, Esko Mikkola, Jinghong Chen. esscirc 2019: 193-196 [doi]
- A 14b 180MS/s Pipeline-SAR ADC With Adaptive-Region-Selection Technique and Gain Error CalibrationJunyan Hao, Yi Shen 0007, Jin Zhang, Yanbo Zhang, Shubin Liu, Zhangming Zhu. tcasII, 71(1):16-20, January 2024. [doi]