The following publications are possibly variants of this publication:
- Glitch-Free Multi-Modulus Frequency Divider for Quantization Noise suppression in fractional-N PLLsXiaoming Liu, Jing Jin, Xi Li, Jianjun Zhou. iscas 2011: 478-481 [doi]
- 2 3.1mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency dividerJenlung Liu, Tae-Kwang Jang, Yonghee Lee, Jungeun Shin, Seunghoon Lee, Taeik Kim, Jaejin Park, Hojin Park. isscc 2014: 268-269 [doi]
- A Quantization Noise Suppression Technique for$DeltaSigma$Fractional-$N$Frequency SynthesizersYu-Che Yang, Shih-An Yu, Yu-Hsuan Liu, Tao Wang 0054, Shey-Shi Lu. jssc, 41(11):2500-2511, 2006. [doi]
- A 0.045- to 2.5-GHz Frequency Synthesizer With TDC-Based AFC and Phase Switching Multi-Modulus DividerAng Hu, Dongsheng Liu, Kefeng Zhang, Lanqi Liu, Xuecheng Zou. tcas, 67-I(12):4470-4483, 2020. [doi]
- A 0.045- to 2.5- GHz Frequency Synthesizer with TDC-based AFC and Phase Switching Multi-Modulus DividerAng Hu, Dongsheng Liu, Ke-feng Zhang, Lan-qi Liu, Xuecheng Zou. mwscas 2019: 722-725 [doi]