A 2-stage-pipelined 16 port SRAM with 590Gbps random access bandwidth and large noise margin

Koh Johguchi, Yuya Mukuda, Ken-ichi Aoyama, Hans Jürgen Mattausch, Tetsushi Koide. A 2-stage-pipelined 16 port SRAM with 590Gbps random access bandwidth and large noise margin. IEICE Electronic Express, 4(2):21-25, 2007. [doi]

Abstract

Abstract is missing.