Fast & Energy Efficient Binary to BCD Converter with Complement Based Logic Design (CBLD) for BCD Multipliers

Ashish Joshi, Srirathan Rangisetti, Priyanka Lohray, Tooraj Nikoubin. Fast & Energy Efficient Binary to BCD Converter with Complement Based Logic Design (CBLD) for BCD Multipliers. In IEEE 9th Annual Computing and Communication Workshop and Conference, CCWC 2019, Las Vegas, NV, USA, January 7-9, 2019. pages 426-434, IEEE, 2019. [doi]

Abstract

Abstract is missing.