An efficient VLSI architecture for HMM-based speech recognition

Jer Min Jou, Yeu-Horng Shiau, Chen-Jen Huang. An efficient VLSI architecture for HMM-based speech recognition. In Proceedings of the 2001 8th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2001, Malta, September 2-5, 2001. pages 469-472, IEEE, 2001. [doi]

Authors

Jer Min Jou

This author has not been identified. Look up 'Jer Min Jou' in Google

Yeu-Horng Shiau

This author has not been identified. Look up 'Yeu-Horng Shiau' in Google

Chen-Jen Huang

This author has not been identified. Look up 'Chen-Jen Huang' in Google