Antonije D. Jovanovic. Modeling the vertical constraints in VLSI channel routing. In Third Great Lakes Symposium on Design Automation of High Performance VLSI Systems, Kalamazoo, MI, USA, March 5-6, 1993. pages 11-13, IEEE, 1993. [doi]
Abstract is missing.