Donald A. Joy, Maciej J. Ciesielski. Clock period minimization with wave pipelining. IEEE Trans. on CAD of Integrated Circuits and Systems, 12(4):461-472, 1993. [doi]
No references recorded for this publication.
No citations of this publication recorded.